multi-processor cache simulator

Does anyone know of a simple cache simulator for multi-processors? I’m curious what the performance of various applications would be like if you had hardware level DSM across a low-latency interconnect like Infiniband.

Would handling the cache-line coherency issues in hardware be a big difference over a software DSM?

This entry was posted in Uncategorized. Bookmark the permalink.

Leave a Reply

Your email address will not be published.

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>